from 4 to 360h flexible workload
valid certificate in your country
What will I learn?
This short, practical VLSI course guides you from RTL behaviour for arithmetic units to gate-level and transistor-level implementation. Learn to write clear pseudocode and Verilog-style RTL, avoid common arithmetic pitfalls, and build efficient adders. Explore synthesis, STA, power reduction, verification, and the full flow from RTL to layout, gaining skills to create reliable, optimised digital hardware.
Elevify advantages
Develop skills
- RTL design for adders: write clean, parameterised Verilog-style arithmetic units.
- Gate-level adder design: build, optimise, and verify 1-bit and 4-bit adder blocks.
- CMOS logic implementation: map adders to NAND/NOR, size transistors, cut power.
- STA and constraints: apply SDC, read timing reports, and fix critical adder paths.
- Full VLSI flow insight: go from RTL to layout with DFT, CTS, routing, and signoff.
Suggested summary
Before starting, you can change the chapters and the workload. Choose which chapter to start with. Add or remove chapters. Increase or decrease the course workload.What our students say
FAQs
Who is Elevify? How does it work?
Do the courses have certificates?
Are the courses free?
What is the course workload?
What are the courses like?
How do the courses work?
What is the duration of the courses?
What is the cost or price of the courses?
What is an EAD or online course and how does it work?
PDF Course